The Director of Buffer & Memory Subsystem Architecture will lead the HW/SW co-design of next-generation HBF–xPU systems, focusing on translating complex AI workloads into architectural policies for memory systems. This role involves optimizing system-level efficiency, developing performance models, and validating architectural assumptions while collaborating with both internal teams and external partners.
See how your résumé matches this role — and tailor it from what actually gets interviews.