As a Principal RTL Design Engineer at SambaNova, you will lead the microarchitecture and RTL design for the next-generation Reconfigurable Dataflow Unit (RDU) used in AI acceleration systems. Your responsibilities will include writing and debugging synthesizable SystemVerilog RTL, driving timing closure, and collaborating with verification and architecture teams to enhance performance. You will also mentor junior engineers and set technical standards during design reviews.
See how your résumé matches this role — and tailor it from what actually gets interviews.