The Lead Physical Design Engineer will take ownership of the SOC top-level design for next-generation SoCs, managing the full chip integration process from block integration to tapeout-ready GDS. Responsibilities include ensuring timing closure, power planning, physical verification, and coordinating with various teams for DFT and package co-design. This role is hands-on and requires technical leadership to mentor other engineers while navigating a fast-paced environment.
See how your résumé matches this role — and tailor it from what actually gets interviews.