As a Senior Principal STA Physical Design Engineer at Astera Labs, you will be responsible for leading the planning and execution of physical design activities for connectivity ASICs. This includes driving place-and-route activities, collaborating with RTL and verification teams, and ensuring robust sign-off across complex systems. You will also manage timing budgets and refine design constraints while working closely with various teams to achieve convergence and sign-off expertise.
See how your résumé matches this role — and tailor it from what actually gets interviews.